| /**************************************************************************** |
| **************************************************************************** |
| *** |
| *** This header was automatically generated from a Linux kernel header |
| *** of the same name, to make information necessary for userspace to |
| *** call into the kernel available to libc. It contains only constants, |
| *** structures, and macros generated from the original header, and thus, |
| *** contains no copyrightable information. |
| *** |
| *** To edit the content of this header, modify the corresponding |
| *** source file (e.g. under external/kernel-headers/original/) then |
| *** run bionic/libc/kernel/tools/update_all.py |
| *** |
| *** Any manual change here will be lost the next time this script will |
| *** be run. You've been warned! |
| *** |
| **************************************************************************** |
| ****************************************************************************/ |
| #ifndef __ASM_ARCH_OMAP_HARDWARE_H |
| #define __ASM_ARCH_OMAP_HARDWARE_H |
| #include <asm/sizes.h> |
| #ifndef __ASSEMBLER__ |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #include <asm/types.h> |
| #include <asm/arch/cpu.h> |
| #endif |
| #include <asm/arch/io.h> |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #include <asm/arch/serial.h> |
| #define OMAP_MPU_TIMER1_BASE (0xfffec500) |
| #define OMAP_MPU_TIMER2_BASE (0xfffec600) |
| #define OMAP_MPU_TIMER3_BASE (0xfffec700) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define MPU_TIMER_FREE (1 << 6) |
| #define MPU_TIMER_CLOCK_ENABLE (1 << 5) |
| #define MPU_TIMER_AR (1 << 1) |
| #define MPU_TIMER_ST (1 << 0) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define CLKGEN_REG_BASE (0xfffece00) |
| #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) |
| #define ARM_IDLECT1 (CLKGEN_REG_BASE + 0x4) |
| #define ARM_IDLECT2 (CLKGEN_REG_BASE + 0x8) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define ARM_EWUPCT (CLKGEN_REG_BASE + 0xC) |
| #define ARM_RSTCT1 (CLKGEN_REG_BASE + 0x10) |
| #define ARM_RSTCT2 (CLKGEN_REG_BASE + 0x14) |
| #define ARM_SYSST (CLKGEN_REG_BASE + 0x18) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define ARM_IDLECT3 (CLKGEN_REG_BASE + 0x24) |
| #define CK_RATEF 1 |
| #define CK_IDLEF 2 |
| #define CK_ENABLEF 4 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define CK_SELECTF 8 |
| #define SETARM_IDLE_SHIFT |
| #define DPLL_CTL (0xfffecf00) |
| #define DSP_CONFIG_REG_BASE (0xe1008000) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) |
| #define DSP_IDLECT1 (DSP_CONFIG_REG_BASE + 0x4) |
| #define DSP_IDLECT2 (DSP_CONFIG_REG_BASE + 0x8) |
| #define DSP_RSTCT2 (DSP_CONFIG_REG_BASE + 0x14) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define ULPD_REG_BASE (0xfffe0800) |
| #define ULPD_IT_STATUS (ULPD_REG_BASE + 0x14) |
| #define ULPD_SETUP_ANALOG_CELL_3 (ULPD_REG_BASE + 0x24) |
| #define ULPD_CLOCK_CTRL (ULPD_REG_BASE + 0x30) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define DIS_USB_PVCI_CLK (1 << 5) |
| #define USB_MCLK_EN (1 << 4) |
| #define ULPD_SOFT_REQ (ULPD_REG_BASE + 0x34) |
| #define SOFT_UDC_REQ (1 << 4) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define SOFT_USB_CLK_REQ (1 << 3) |
| #define SOFT_DPLL_REQ (1 << 0) |
| #define ULPD_DPLL_CTRL (ULPD_REG_BASE + 0x3c) |
| #define ULPD_STATUS_REQ (ULPD_REG_BASE + 0x40) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define ULPD_APLL_CTRL (ULPD_REG_BASE + 0x4c) |
| #define ULPD_POWER_CTRL (ULPD_REG_BASE + 0x50) |
| #define ULPD_SOFT_DISABLE_REQ_REG (ULPD_REG_BASE + 0x68) |
| #define DIS_MMC2_DPLL_REQ (1 << 11) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define DIS_MMC1_DPLL_REQ (1 << 10) |
| #define DIS_UART3_DPLL_REQ (1 << 9) |
| #define DIS_UART2_DPLL_REQ (1 << 8) |
| #define DIS_UART1_DPLL_REQ (1 << 7) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define DIS_USB_HOST_DPLL_REQ (1 << 6) |
| #define ULPD_SDW_CLK_DIV_CTRL_SEL (ULPD_REG_BASE + 0x74) |
| #define ULPD_CAM_CLK_CTRL (ULPD_REG_BASE + 0x7c) |
| #define OMAP_MPU_WATCHDOG_BASE (0xfffec800) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) |
| #define OMAP_WDT_LOAD_TIM (OMAP_MPU_WATCHDOG_BASE + 0x4) |
| #define OMAP_WDT_READ_TIM (OMAP_MPU_WATCHDOG_BASE + 0x4) |
| #define OMAP_WDT_TIMER_MODE (OMAP_MPU_WATCHDOG_BASE + 0x8) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define MOD_CONF_CTRL_0 0xfffe1080 |
| #define MOD_CONF_CTRL_1 0xfffe1110 |
| #define FUNC_MUX_CTRL_0 0xfffe1000 |
| #define FUNC_MUX_CTRL_1 0xfffe1004 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define FUNC_MUX_CTRL_2 0xfffe1008 |
| #define COMP_MODE_CTRL_0 0xfffe100c |
| #define FUNC_MUX_CTRL_3 0xfffe1010 |
| #define FUNC_MUX_CTRL_4 0xfffe1014 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define FUNC_MUX_CTRL_5 0xfffe1018 |
| #define FUNC_MUX_CTRL_6 0xfffe101C |
| #define FUNC_MUX_CTRL_7 0xfffe1020 |
| #define FUNC_MUX_CTRL_8 0xfffe1024 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define FUNC_MUX_CTRL_9 0xfffe1028 |
| #define FUNC_MUX_CTRL_A 0xfffe102C |
| #define FUNC_MUX_CTRL_B 0xfffe1030 |
| #define FUNC_MUX_CTRL_C 0xfffe1034 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define FUNC_MUX_CTRL_D 0xfffe1038 |
| #define PULL_DWN_CTRL_0 0xfffe1040 |
| #define PULL_DWN_CTRL_1 0xfffe1044 |
| #define PULL_DWN_CTRL_2 0xfffe1048 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define PULL_DWN_CTRL_3 0xfffe104c |
| #define PULL_DWN_CTRL_4 0xfffe10ac |
| #define FUNC_MUX_CTRL_E 0xfffe1090 |
| #define FUNC_MUX_CTRL_F 0xfffe1094 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define FUNC_MUX_CTRL_10 0xfffe1098 |
| #define FUNC_MUX_CTRL_11 0xfffe109c |
| #define FUNC_MUX_CTRL_12 0xfffe10a0 |
| #define PU_PD_SEL_0 0xfffe10b4 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define PU_PD_SEL_1 0xfffe10b8 |
| #define PU_PD_SEL_2 0xfffe10bc |
| #define PU_PD_SEL_3 0xfffe10c0 |
| #define PU_PD_SEL_4 0xfffe10c4 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define OMAP_TIMER32K_BASE 0xFFFBC400 |
| #define TIPB_PUBLIC_CNTL_BASE 0xfffed300 |
| #define MPU_PUBLIC_TIPB_CNTL (TIPB_PUBLIC_CNTL_BASE + 0x8) |
| #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8) |
| #define MPUI_BASE (0xfffec900) |
| #define MPUI_CTRL (MPUI_BASE + 0x0) |
| #define MPUI_DEBUG_ADDR (MPUI_BASE + 0x4) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define MPUI_DEBUG_DATA (MPUI_BASE + 0x8) |
| #define MPUI_DEBUG_FLAG (MPUI_BASE + 0xc) |
| #define MPUI_STATUS_REG (MPUI_BASE + 0x10) |
| #define MPUI_DSP_STATUS (MPUI_BASE + 0x14) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define MPUI_DSP_BOOT_CONFIG (MPUI_BASE + 0x18) |
| #define MPUI_DSP_API_CONFIG (MPUI_BASE + 0x1c) |
| #define OMAP_LPG1_BASE 0xfffbd000 |
| #define OMAP_LPG2_BASE 0xfffbd800 |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define OMAP_LPG1_LCR (OMAP_LPG1_BASE + 0x00) |
| #define OMAP_LPG1_PMR (OMAP_LPG1_BASE + 0x04) |
| #define OMAP_LPG2_LCR (OMAP_LPG2_BASE + 0x00) |
| #define OMAP_LPG2_PMR (OMAP_LPG2_BASE + 0x04) |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #define OMAP_PWL_BASE 0xfffb5800 |
| #define OMAP_PWL_ENABLE (OMAP_PWL_BASE + 0x00) |
| #define OMAP_PWL_CLK_ENABLE (OMAP_PWL_BASE + 0x04) |
| #include "omap730.h" |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #include "omap1510.h" |
| #include "omap24xx.h" |
| #include "omap16xx.h" |
| #ifndef __ASSEMBLER__ |
| /* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */ |
| #endif |
| #endif |
