Sign in
ara-mdk
/
platform
/
external
/
llvm
/
a204ef3168c8804808c716115ba915c89d8849b9
/
.
/
test
/
CodeGen
/
X86
/
v-binop-widen.ll
blob: 8655c6c8ea54cf9044bea2fc8b54115c67517036 [
file
] [
log
] [
blame
]
; RUN: llc -mcpu=generic -march=x86 -mattr=+sse < %s | FileCheck %s
; CHECK: divss
; CHECK: divps
; CHECK: divps
%vec
=
type
<
9
x
float
>
define
%vec @vecdiv
(
%vec %p1
,
%vec %p2
)
{
%result
=
fdiv
%vec %p1
,
%p2
ret
%vec %result
}